

Understanding charge traps for optimizing Si-passivated Ge nMOSFETs

P. Ren^{1,3}, R. Gao¹, Z. Ji¹ (z.ji@ljiu.ac.uk), H. Arimura², J. F. Zhang¹, R. Wang³, M. Duan¹, W. Zhang¹, J. Franco², S. Sioncke², D. Cott², J. Mitard², L. Witters², H. Mertens², B. Kaczer², A. Mocuta², N. Collaert², D. Linten², R. Huang³, A. V.-Y. Thean², and G. Groeseneken²

(¹)School of Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK.

(²) IMEC, Leuven B3001, Belgium (³) Institute of Microelectronics, Peking University, Beijing 100871, China.

Background and key advance: Ge is an attractive channel material offering high hole and electron mobility, and therefore of interest for future p- and n-FET technologies. Ge nFETs can be made through two routes: $\text{GeO}_2/\text{high-k}$ directly on Ge [¹¹] or using a Si-passivated monolayer (ML) [²²]. The former offers higher mobility but poor reliability [³³], while the Si-passivated option has a better balance between mobility and reliability, making it promising for the debut of Ge CMOS [⁴⁴]. However, significant trapping-induced PBTI compared with the Si counterpart is the key hurdle for its practical use. To optimize it, there is a pressing need for understanding the properties of these traps as well as their impact on time-dependent mobility and reliability. *In this work, for the first time, two types of electron traps are unambiguously identified in Ge nFETs, which are controlled respectively by a) the HK layer thickness and b) the growth conditions used for the Si-passivated layer. These different traps exhibit different impacts on mobility degradation. Based on this, process is improved, as experimentally verified with maximum operation overdrive enhanced by a factor of ~1.7 (4&6ML).*

Device fabrication: Si-passivated Ge nFETs were fabricated using a replacement metal gate high-k last process with the gate stack shown in **Fig.1**. After dummy gate removal and pre-cleaning, the thin Si layer was epitaxially grown on the Ge channel with either $\text{Si}_3\text{H}_8/350^\circ\text{C}$ or $\text{SiH}_4/500^\circ\text{C}$. Laser annealing was performed at 750°C . Other process differences are detailed in **Table 1**. Based on the process conditions, the devices are split into groups: D1&D2 each with 4&6 Si-ML were used to understand the traps, their origin and dependence on processing conditions. Based on this understanding, the process was designed to fabricate D3, verifying the expected improvement. All measurements are with a speed of $5\mu\text{s}$.

Two types of traps: Oxide traps are investigated using the energy profiling technique [⁵⁵] (**Fig.2a**). When charging bias, V_{gch} , is low, the profiles extracted from discharging after filling at different V_{gch} overlap well (**Fig.3a**). However, for higher V_{gch} , they deviate from each other (**Fig.3b**). This deviation is not due to the incomplete discharging (**Fig.2b**). Therefore, **Figs.3a&b** indicate that there exist two types of electron traps in the dielectric with different filling mechanisms: Type-A capture electrons without changing their energy levels (inset of **Fig.3a**); Type-B, after capturing electrons, shift energy levels down from ground level to charged level (inset of **Fig.3b**), resulting in the increased ΔV_{th} under same surface potential after filling at higher V_{gch} (**Fig.3b**). Following procedure proposed in ref 5 (**Fig.4a**), Type-A are separated and given in **Fig.4b** and Type-B can be obtained by subtracting Type-A from total (**Fig.4b**) and given in **Fig.4c**. To compare the energy profile for different processes and MLs in the next section, $\Delta V_{\text{th}}-(V_{\text{g}}-\Delta V_{\text{th}})$ is converted to $\Delta N_{\text{tot}}-(E_{\text{f}}-E_{\text{c,SiO}_2})$ (**Fig.5**) [⁵⁵]. Type-A are both within Si bandgap and above $E_{\text{c,Si}}$, while Type-B are above $E_{\text{c,Si}}$ before capturing electrons and shifted down below $E_{\text{c,Si}}$ after the capture (**Fig.5**). Moreover, Type-A saturate within seconds during filling, while Type-B do not. This clear difference supports that they have different origins.

Physical origin of the traps: Two processes D1&D2 are used to investigate the physical origin of the traps. D2 shows much larger Type-A compared with D1, while within each group, Type-A do not change with Si-passivated layer thickness (**Fig.6a**). Si nFETs with SiO_2 dielectric is found to have insignificant Type-A (\blacklozenge in **Fig.6a**), excluding the SiO_2 layer as their origin. When gate stack is replaced with $\text{SiO}_2/\text{HfO}_2$, however, trapping increases substantially with HfO_2 thickness (**Fig.6b**), similar to the trend observed in Ge nFETs (**Fig.6a**). This strong correlation reveals that Type-A originate from HfO_2 layer and are dominated by HfO_2 thickness. For Type-B, they also show independence on Si-passivated layer thickness. D1, however, has much larger Type-B than D2, which is opposite to Type-A (**Fig.7a**), further supporting that they have different origins. Interestingly, Type-B are

negligible in Si-nFETs with $\text{SiO}_2/\text{HfO}_2$, indicating they are specific to Ge process. Recent *ab-initio* atomic simulation suggests Ge segregation can introduce electron traps with ground levels above $E_{\text{c,Si}}$ when neutral and shift down to their charged level into Si bandgap after capturing electrons [¹⁶]. Ge segregation can happen when growing Si-passivated layer: undesirable GeO_2 will be formed during the following oxidation step. The extremely low energy secondary ion mass spectroscopy (SIMS) shows intensity of segregation is controlled by Si precursor (**Fig.7b**) [¹⁷]. Therefore the larger Type-B in D1 process can be caused by the use of SiH_4 , inducing more Ge segregated into the stack. *The experimental evidence (Fig.4-7) clearly reveals that there exist two different types of electron traps in Ge nFETs with different filling mechanisms and process dependence (Fig.8).*

Impact on mobility degradation: Mobility on fresh devices is one key parameter to present the technology improvement. However, its time-dependent degradation is rarely discussed. Mobility degradation did not always increase with total trapped charge (**Fig.9a**): when trapping reach $4 \times 10^{11} \text{ cm}^{-2}$ at the initial stage, mobility degrades little, then the follow-on $2 \times 10^{11} \text{ cm}^{-2}$ increase causes dramatic mobility degradation. By separating into Type-A and -B, interestingly, mobility degradation shows clear correlation against Type-B (**Fig.9c**), but no correlation with Type-A (**Fig.9b**). This also strongly supports that Type-B locate in SiO_2 layer close to the channel, exhibiting strong impact on mobility degradation. Type-A, on the other hand, are within HfO_2 layer (**Fig.8**) away from channel and therefore show little impact.

PBTI model for long term prediction: Two different traps in PBTI lead to a change of the time exponent of total ΔV_{th} with overdrive voltage, $V_{\text{g,ov}}=V_{\text{gch}}-V_{\text{th0}}$, making long term prediction difficult through acceleration tests (**Fig.10** and inset). Since Type-A can be filled to saturation within seconds with their values known from direct measurement (**Fig.5a**), only Type-B need prediction which can be extracted by subtracting Type-A from the total degradation. For such extraction, constant surface potential during charging needs to be maintained. This is achieved by compensating the increasing ΔV_{th} though dynamically adjusting V_{gch} to keep $V_{\text{g,ov}}-\Delta V_{\text{th}}$ as constant (inset in **Fig.11a**). Type-A dominate at initial stage while Type-B gradually increase following power law against time (**Fig.11a**). Time exponent, n , becomes independent of both voltage and process (**Fig.11b,12a&b**). The observed decrease in m/n with thinner ML reflects a stronger defect-carrier coupling [³³] (**Fig.12c&d**). Compared with trapping, interface states generation is negligible (**Fig.11c**). Therefore Ge nFETs PBTI can be modelled by Type-A and -B with **Eqn (1)** for long term prediction under any $V_{\text{g,ov}}$. The proposed model is validated using D2 4&6ML by comparing the predicted ΔV_{th} with direct measurement under low $V_{\text{g,ov}}$. Good agreement has been achieved (**Fig.13**). It is worth noting that under device operation in which $V_{\text{g,ov}}$ is fixed, due to trapping-induced surface potential lowering, Type-A is not a constant but decreases with time (**Fig.13**). With the proposed model, the maximum operation overdrive, $V_{\text{g,ov(max)}}$ can also be evaluated (**Figs.14a-c**).

Process improvement: By identifying HfO_2 thickness and Ge segregation as two key parameters, PBTI is expected to be suppressed with 2nm HfO_2 and Si_3H_8 for Si growth (D3 process). This has been experimentally verified: $V_{\text{g,ov(max)}}/\text{EOT}$ of D3 for both 4&6ML are enhanced by a factor of 1.7, comparing with D1 and D2 (**Fig.15**).

Conclusion: For the first time, two different types of electron traps are clearly identified in Ge nFETs with Type-A controlled by the HfO_2 layer thickness and Type-B by the Si growth induced Ge segregation. Only Type-B are responsible for mobility degradation and they do not saturate with stress time, while the opposite applies to Type A. A PBTI model is proposed and validated for the long term prediction.

[1] C. Lu, VLSI-T, 2015. [2] S. Sioncke, et al, ME, 2013. [3] Franco, et al, IEDM, 2013. [4] H. Arimura, et al, IEDM, 2015. [5] Z. Ji, et al, TED, 2015, [6] S. C. Lu, et al, ISTEM, 2012. [7] B. Vincent, APL, 2009.

Table 1. Samples used in this work			
	HfO ₂ thickness	Si growth condition	SiO ₂ layer
D1	2nm	SiH ₄ /500C	~0.4nm (wet)
D2	4nm	Si ₃ H ₈ /350C	~1.3nm (dry O ₃)
D3	2nm	Si ₃ H ₈ /350C	~1.3nm (dry O ₃)

Fig.1 Gate stack of the RMG Si-passivated Ge nFETs.




Fig.3 Defect energy profiles after filling at low (a) and high (b) Vgch. Plotting against Vgdisch-ΔVth ensures the comparison being under the same surface potential. Insets illustrate the charging mechanisms for two different types of electron traps.




Fig.6 (a) Process dependence for Type-A traps. Si-based nFET with SiO₂ dielectric is shown for comparison. (b) Si-based nFET with HfO₂/SiO₂ dielectric shows significant trapping, decreasing for thinner HfO₂.




Fig.7 (a) Process dependence for Type-B traps. Solid symbols represent Si-based nFET with SiO₂/HfO₂. (b) shows the Ge segregation intensity with different Si growth conditions [7].




Fig.10 Conventional acceleration test on Ge nFETs. Inset shows its time exponent is not a constant for different overdrive, Vg_{ov}.





Fig.11 (a) Type-B kinetics from subtracting Type-A determined from Fig.4b from total degradation under constant Vg_{ov}-ΔVth condition. (b) The extracted Type-B traps under different Vg_{ov}-ΔVth. (c) Interface states generation is insignificant, w.r.t. trapping, evaluated by charge pumping.



Eqn 1: PBTI Ge nFETs model for long term prediction. Fig.13 Model validation by comparing prediction and measurement under low Vg_{ov}.

Fig.14 (a) Procedure for determining the maximum operation overdrive voltage, Vg_{ov(max)}. (b) Lifetime, τ , for a given Vg_{ov} is calculated from the model. (c) By plotting lifetime against each Vg_{ov(max)} for 10 years lifetime can be determined for any allowed ΔVth(τ).



Fig.2 (a) Waveform of Vg for defect energy profile extraction: After charging under Vg=Vgch, Vg is decreased by ΔVg to V_{disch_1} . Discharging occurs and electron traps are periodically monitored by measuring I_d -Vg until discharge completes. V_{disch_1} is then reduced to V_{disch_2} for the next discharging phase. (b) The flat regions against log(time) confirms the completion of discharging for each level.




Fig.5 Energy profiles after different charging time for Type-A (a) and Type-B (b). For Type-B, only ground levels are shown, which are from flat regions of Fig.4c.





Fig.9 (a) Temporal kinetics for $\Delta gm/gm_0$ and total traps (Type_A+Type_B). (b) shows $\Delta gm/gm_0$ against Type-A and (c) Type-B respectively. Data obtained from various Vgch levels.




Fig.12 (a) Time exponent of Type-B shows unique value of 0.2 independent of stress voltage or processes. (b) Type-B follow power law against Vg_{ov}-ΔVth. (c) Decrease in m/n with thinner ML reflects a stronger defect-carrier coupling [3], as shown in (d).




Fig.15 PBTI lifetime V.S. the oxide field (Vg_{ov}/EOT) of Ge nFETs. The improved process D3 has superior reliability.